Must have experience in,developing test bench / test case using System Verilog & UVM Must have experience in functional coverage & assertions development 10 + years of relevant experience in IP or SOC...view more
4-10 years experience with Bachelors degree in Electronics Engineering or equivalent Hands-on experience in developing and modifying PD-flow / EDA-tools scripts / recipes using TCL / SHELL/PYTHON prog...view more